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a b s t r a c t
A boolean circuit represents an n by n(0, 1)-matrix A if it correctly computes the linear
transformation Ey = AEx over GF(2) on all n unit vectors. If we only allow linear boolean
functions as gates, then somematrices cannot be represented using fewer thanΩ(n2/ ln n)
wires. We first show that using non-linear gates one can save a lot of wires: anymatrix can
be represented by a depth-2 circuit withO(n ln n)wires usingmultilinear polynomials over
GF(2) of relatively small degree as gates. We then show that this cannot be substantially
improved: If any two columns of an n by n(0, 1)-matrix differ in at least d rows, then the
matrix requires Ω(d ln n/ ln ln n) wires in any depth-2 circuit, even if arbitrary boolean
functions are allowed as gates.
© 2009 Elsevier B.V. All rights reserved.
1. Introduction
Every n by n(0, 1)-matrix A defines a linear transformation Ey = AEx over GF(2), where Ex ∈ GF(2)n is an input. Our goal
is to compute this transformation with a general depth-2 circuit using as few wires as possible. Such a circuit is a directed
acyclic graph of depth 2 with n input nodes x1, . . . , xn, n output nodes y1, . . . , yn and every non-input node v assigned a
gate gv computing an arbitrary boolean function of its inputs; there is no bound on the fan-in or on the fan-out of the nodes.
It is clear that n2 wires are always enough, even for depth 1 and even if all gates are linear, that is, compute sums mod 2
of their inputs: just let the ith output gate to compute the scalar product of the input vector Exwith the ith row of A.
The interest in general depth-2 circuits comes from a famous result of Valiant [12] showing that large lower bounds on
the number of wires in a depth-2 circuit computing AExwould give super-linear lower bounds on boolean log-depth circuits,
thus resolving a more than 30 years old problem in boolean circuit complexity. This was one of the reasons why depth-2
circuits were considered by many authors, [1,3,5–8,10,11] among others.
Counting arguments show that, for a random matrix A, Ω(n2/ ln n) wires are needed to compute AEx using linear gates,
even if there is no restriction on circuit depth. But no comparable lower bounds are known for general circuits computing
linear transformations AEx: even for depth 2 the largest known lower bound remains of the form Ω(n ln n) [7]. Hence, the
following natural question arises:
Question 1. Can the number of wires in a depth-2 circuit computing a linear transformation AEx be substantially reduced by using
non-linear boolean functions as gates?
To approach this question, in this note we relax the problem and only require that the circuit correctly computes AEx on
unit vectors. We show that then non-linear gates can, indeed, substantially reduce the number of wires used.
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Definition 1. A circuit represents a boolean matrix A = (aij) if it correctly computes the linear operator AEx over GF(2) on all
n unit vectors2 Ee1, . . . , Een; on other input vectors Ex the circuit can output arbitrary values.
Hence, if f = (f1, . . . , fn) is the operator computedby a circuit representingA, then the only requirement is that fi(Eej) = aij
must hold for all i and j.
Remark 1. This relaxation—instead of computing the whole transformation AEx just try to correctly compute it on unit
vectors—may be interesting in itself. Namely, if we would count nodes (not wires), then a proof that some explicit matrix A
cannot be represented by a symmetric depth-2 circuit with 2(ln ln n)
O(1)
nodes on the middle layer would imply first super-
polynomial lower bounds for so-called ACC circuits, and hence, resolve another old problem in boolean circuit complexity
(see, e.g., [9], Problem 10 or [5], Problem 3). A depth-2 circuit is symmetric if each of its output gates depends only on the
number of 1’s in its input; the gates on the middle layer are OR gates. An ACC circuit is a constant-depth circuit whose gates
are NOT gates as well as unbounded fan-in AND, OR and arbitrary modular gates MODm accepting the input iff the number
of 1’s in it is divisible bym.
Let us observe that, in the class of linear circuits, there is no difference between the representation of A and the
computation of AEx: a linear circuit represents a matrix A if and only if it computes the entire linear transformation AEx.
This holds, because the behavior of a linear circuit on all 2n input vectors Ex is completely determined by its behavior on n
unit vectors: just write each input vector Ex = (x1, . . . , xn) as the sum Ex = x1Ee1 ⊕ · · · ⊕ xnEen and use the linearity of gates.
The observation implies that some n× nmatrices A cannot be represented by linear circuits with fewer thanΩ(n2/ ln n)
wires.
In this note we show that the situation changes drastically if we allow non-linear gates. For a matrix A, let dist(A) denote
the smallest Hamming distance between the columns of A.
Theorem. Every an n by n (0, 1)-matrix can be represented by a depth-2 circuit with O(n ln n) wires, and at least
Ω
(
dist(A) · ln n
ln ln n
)
wires are always necessary.
Remark 2. The circuits thatwe construct do not use thewhole power of general depth-2 circuits: they containO(ln n) parity
gates on the middle layer and nmultilinear polynomials over GF(2) of degree O(log n) as gates on the output layer.
Remark 3. A (0, 1)-Hadamard matrix Hn, for n being a power of 2, is defined inductively by
H2 =
[
0 0
0 1
]
, H4 =
0 0 0 00 1 0 10 0 1 1
0 1 1 0
 and H2n = [Hn HnHn Hn
]
,
where Hn is the matrix obtained from Hn by flipping all of its entries. It is well known (and can be easily shown by induction
on n) that every two columns ofHn differ in n/2 positions. By the theorem,Ω(n ln n/ ln ln n)wires are necessary to represent
this matrix by a depth-2 circuit with arbitrary gates.
Remark 4. Although in the case of non-linear circuits, the problem of matrix representation seems to be significantly
simpler than the general problem of computing the whole linear transformation AEx, and indeed, the proof of the upper
bound in the theorem shows that it is simpler, we still get roughly the same lower bounds as the highest known bound
Ω(n ln n) for computing AEx. This shows that our understanding of the general question is still poor.
2. Proof of the theorem
2.1. Upper bound
We construct the desired depth-2 circuit representing A = (aij) as follows. Let m be the smallest even integer such that(
m
m/2
)
≥ n; hence m = O(ln n). Take m middle nodes V = {v1, . . . , vm}. To each input variable xj assign its own subset
Sj ⊆ V of |Sj| = m/2 middle nodes; hence, Sj1 ⊆ Sj2 iff j1 = j2. Join xj with all nodes in Sj. Finally, connect each v ∈ V with
all output nodes. The total number of wires is then n(m/2)+ nm = O(n ln n).
2 The jth unit vector is the vector Eej = (0, . . . , 0, 1, 0, . . . , 0)with precisely one 1 in the jth position.
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Nowwe assign gates to the nodes. If v is a node on the middle layer connected to inputs xj1 , . . . , xjk , then assign to v the
gate gv = xj1 ⊕ · · · ⊕ xjk . To the ith output node we assign the gate
φi = ai1h1 ⊕ ai2h2 ⊕ · · · ⊕ ainhn, where hk =
∏
v∈Sk
gv.
Then
hk(Eej) = 1 iff gv(Eej) = 1 for all v ∈ Sk
iff xj is connected to all nodes in Sk
iff Sk ⊆ Sj
iff k = j.
Hence, hj(Eej) = 1 and hk(Eej) = 0 for all k 6= j. Thus, if fi(Ex) is the function computed at the ith output gate then, for all
j = 1, . . . , n, we have that
fi(Eej) = φi(Eej) = ai1 · 0⊕ · · · ⊕ aij · 1⊕ · · · ⊕ ain · 0 = aij,
as desired. 
2.2. Lower bound
Let A be a fixed n by n(0, 1)matrix. Our goal is to prove that then any general depth-2 circuit representing Amust have
Ω(dist(A) · ln n/ ln ln n)wires, where dist(A) is the smallest Hamming distance between any two columns of A.
A sunflower with k petals is a family S1, . . . , Sk of k finite sets, each two of which share precisely the same set of common
elements, called the core of the sunflower. That is, there is a set C (the core of the sunflower) such that
Si ∩ Sj = C for all 1 ≤ i < j ≤ k.
In other words, each element belongs either to none or to exactly one or to all of the Si. The following result of Erdős and
Rado [4] is well known.
Sunflower lemma (Erdős–Rado). Every family of r!kr sets, each of which has cardinality less than r, contains a sunflower with
k petals.
This lemmawas used by Alon, Karchmer andWigderson [2] to prove a super-linear lower bound on the number of wires
in linear depth-2 circuits. Our proof is an extension of their argument to the non-linear case.
Fix a minimal depth-2 circuit with arbitrary gates representing a given matrix A. Without loss of generality, we may
assume that there are no direct wires from inputs to outputs: this can be easily achieved by adding at most n new wires.
Let x1, . . . , xn be its input nodes, and S1, . . . , Sn be sets of their neighbors on the middle layer. Let f1, . . . , fn be the functions
computed at the output nodes. Since the circuit represents A, we must have that fi(Eej) = aij for all 1 ≤ i, j ≤ n.
Let L1 be the number of wires leaving the input nodes, and L2 the number of wires entering the output nodes. Hence,
L1 =∑ni=1 |Si|, and L1 + L2 is the total number of wires. Set
m := c ln n/ ln ln n (1)
for a sufficiently small absolute constant c > 0. If we have L1 > mn wires leaving the input nodes, then we are done. So,
assume that L1 ≤ mn. Our goal is to show that then we must have L2 ≥ m · dist(A)wires entering the output nodes.
Our assumption
∑n
i=1 |Si| ≤ mn implies that at least n/2 of the sets Si must be of size at most r = 2m. Hence, if the
constant c in (1) is small enough then, by the Sunflower lemma, these sets must contain a sunflower with s = 2m petals.
Having such a sunflower with a core C , we can pair its members arbitrarily, (Sp1 , Sq1), . . . , (Spm , Sqm); hence, Spi ∩ Sqi = C
for all i = 1, . . . ,m. It will only be important for us that the symmetric differences
Spi ⊕ Sqi = (Spi \ Sqi) ∪ (Spi \ Sqi) = (Spi ∪ Sqi) \ C
of these pairs of sets aremutually disjoint. Hence, we havemmutually disjoint subsets Spi⊕Sqi of nodes on themiddle layer,
and we only have to show that each of these sets has at least dist(A) outgoing wires: then L2 ≥ m · dist(A).
Fix one of the pairs (Sp, Sq). Since the circuit represents the matrix A, the value f (Eej) of the computed operator f =
(f1, . . . , fn) on the jth unit vector must be the jth column of A. Since the Hamming distance between the pth and the qth
columns of Amust be at least dist(A), there must exist a set I of |I| ≥ dist(A) rows such that
fi(Eep) 6= fi(Eeq) for all i ∈ I. (2)
Claim 1. Every output fi with i ∈ I must be adjacent to at least one node in Sp ⊕ Sq.
Proof. LetV be the set of all nodes on themiddle layer. For a node v ∈ V , let gv(x1, . . . , xn) be the boolean function computed
at this node. Claim 1 is a direct consequence of the following two simple observations about the behavior of the gates gv on
unit vectors. Let E0 denote the all-0 vector.
S. Jukna / Discrete Mathematics 310 (2010) 184–187 187
Observation 1. For every input node j ∈ {1, . . . , n}, we have that gv(Eej) = gv(E0) iff the wire (j, v) is not present.
Proof. (⇐): If the wire (j, v) is not present, then gv cannot depend on jth input variable xj, and this is the only variable set
to 1 by Eej.
(⇒): Suppose that the wire (j, v) is present. To show that then gv(Eej) 6= gv(E0), assume that gv(Eej) = gv(E0). Then we can
remove the wire (j, v) and replace gv by a new boolean function g ′v obtained from gv by fixing the jth variable xj of gv to 0. By
our assumption gv(Eej) = gv(E0), we have that g ′v(Eej) = gv(E0) = gv(Eej), as Eej has only one 1 in position j and the jth variable xj
is already set to 0 in g ′v . For the remaining unit vectors Eek with k 6= j, we also have that g ′v(Eek) = gv(Eek), just because the jth
position of Eek is 0. Hence, we have removed one wire (j, v), and the resulting circuit still represents A. This contradicts the
minimality of our original circuit. 
Observation 2. For all v 6∈ Sp ⊕ Sq, we have that gv(Eep) = gv(Eeq).
Proof. If v 6∈ Sp ∪ Sq, then neither the wire (p, v) nor the wire (q, v) is present. Observation 1 implies that then gv(Eep) =
gv(E0) = g(Eeq).
If v ∈ Sp ∩ Sq, then both wires (p, v) and (q, v)must be present. Observation 1 implies that then gv(Eep) 6= gv(E0) as well
as gv(Eeq) 6= gv(E0). Hence, in this case we also have that gv(Eep) = gv(Eeq), just because gv can take only two values. 
To finish the proof of Claim 1, take the boolean function fi computed at the ith output gate with i ∈ I . The value of fi only
depends on the values of gates gv computed at the nodes on the middle layer. Hence, if there were no wires from a node in
Sp⊕ Sq to the ith output fi, then Observation 2 would imply that all gates on the middle layer, connected to fi, would output
the same values on input vectors Eep and Eeq. But this would imply fi(Eep) = fi(Eeq), a contradiction with (2).
This completes the proof of Claim 1. 
By Claim 1, for each ofm pairs (Spi , Sqi) of subsets of nodes on the middle layer, there must be at least |I| ≥ dist(A)wires
going from the vertices in Spi ⊕ Sqi to the output layer. Since the sets Spi ⊕ Sqi , i = 1, . . . ,m, are mutually disjoint, the total
number of wires going from the middle layer to the output layer must be at leastm · dist(A), as desired. 
3. Conclusion
Motivated by there being no higher thanΩ(n ln n) lower bounds on the number of wires in a general (and even, linear)
depth-2 circuit computing an explicit linear operator AEx, we relax the problem and only require that the circuit correctly
computes the operator on n unit vectors. Although for linear circuits this is, in fact, no relaxation, we show that the situation
changes drastically if we allow arbitrary boolean functions as gates. We show that then about n ln nwires—instead of about
n2/ ln n as in the linear case—are enough to represent any matrix A by a depth-2 circuit. This, however, does not answer
Question 1: in our construction it was essential that the circuit only needs to correctly compute AEx on n vectors Ex (on n unit
vectors). For this, a logarithmic number of nodes on the middle layer was enough. Would we, however, require that the
circuit must compute AEx for all vectors Ex, then rank(A) nodes on the middle layer would be necessary just because then the
operator computed at these nodes must take at least 2rank(A) distinct values. This shows that our construction cannot work
for AEx. Still, our result indicates that non-linear gates can (apparently) help us to compute linear operators.
We also show that some (explicit) matrices A cannot be represented by depth-2 circuits with fewer than n ln n/ ln ln n
wires, even if arbitrary boolean functions are allowed as gates. Since the highest known lower bounds for circuits computing
the whole transformation AEx are also of the formΩ(n ln n), this shows that larger lower bounds can only be achieved when
analyzing the behavior of a circuit on larger sets of input vectors, not just on n unit vectors.
Our upper bound holds over any finite field, but in the proof of the lower bound (see Observation 2) the underlying field
being GF(2) was important. It would be interesting to extend the lower bound to other fields. It would be also interesting to
eliminate the ‘‘annoying’’ 1/ ln ln n factor between the upper and lower bounds.
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